

Filing Date: 1/22/2004  
of IDS

PTO/SB/08b (08-03)

Approved for use through 08/30/2008. OMB 0851-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449B/PTO		Complete If Known	
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use as many sheets as necessary)		Application Number	10/763,733
		Filing Date	Herewith 1/22/2004
		First Named Inventor	Peter John McElheny
		Art Unit	2825
		Examiner Name	PHALLAKA KIK
		Attorney Docket Number	A1167
Sheet	1	of	1

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
PJ		RAFIK S. GUINDI ET AL., "Design Techniques for Gate-Leakage Reduction in CMOS Circuits," 2003 IEEE pp. 61-65, 24 March 2003.	
PJ		VIJAYKRISHNAN NARAYANAN, "Managing Leakage: From Circuits to Software" <a href="http://www.cse.psu.edu/~mdl">http://www.cse.psu.edu/~mdl</a> , Comp. Architecture Seminar, UT Austin 2/18/02, pp. 1-68.	
PJ		"Part II Leakage Reduction Techniques", ICCAD 2002 Tutorial; pp 1-50.	
PJ		AFSHIN ABDOLLAHI ET AL., "Runtime Mechanisms for Leakage Current Reduction in CMOS VSLI Circuits", ISLPED' 02, August 12-14, 2002, pp. 1-6.	
PJ		JAMES KAO ET AL. "Transistor Sizing Issues and Tool for Multi-Threshold CMOS Technology," DAC 97, Anaheim, CA (c) 1997, pp. 1-6.	
PJ		MOHAB ANIS ET AL., "Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique" (undated), pp. 1-27.	
PJ		B. NIKOLIC, "Advanced Digital Circuits" EE241 Lecture Notes, Spring 2002, pp. 1-16.	
PJ		FEI LI ET AL. "Maximum Current Estimation Considering Power Gating" <a href="http://eda.ece.wisc.edu">http://eda.ece.wisc.edu</a> (undated), pp. 1-16, University of Wisconsin-Madison.	

Examiner Signature	<i>Phallaka Kik</i>	Date Considered	12/24/05
-----------------------	---------------------	--------------------	----------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.